


# CarrICool: Interposer supporting optical signaling, liquid cooling, and power conversion for 3D chip stacks

## Project info


- EU FP7 project
  - Project: 619488
- Begin: Jan. 2014
- End: Dec. 2016



Toke M. Andersen<sup>1,2</sup>, Pedro A. M. Bezerra<sup>1,2</sup>, Florian Krismer<sup>2</sup>, Johann W. Kolar<sup>2</sup>, Arvind Sridhar<sup>2</sup>, Thomas Brunschwiler<sup>2</sup>, Thomas Toifl<sup>2</sup>, Caroline Rabot<sup>3</sup>, Zoran Pavlovic<sup>3</sup>, Cian O'Mathuna<sup>3</sup>, Sophie Gaborieau<sup>4</sup>, Catherine Bunel<sup>4</sup>

<sup>1</sup>ETH Zurich, Switzerland; <sup>2</sup>IBM Research Zurich, Switzerland; <sup>3</sup>Tyndall National Institute, Ireland; <sup>4</sup>IPDIA, France

## Project partners




Eidgenössische Technische Hochschule Zürich  
Swiss Federal Institute of Technology Zurich



# CarriCool project objectives


## Functional interposer

- Power conversion
- Optical signaling
- Liquid cooling



## CarriCool target demonstrator


## Development phases




## Power converter (iVRM)

- Deep submicron technology
- L and C on interposer
- Switches and control on CPU

## TSV inductors



## iVRM demonstrator



# Power management IC – 32nm vs 14nm SOI CMOS

## Converter specifications

Parameter	Specifications for 14nm implementation
$V_{in}^a$	1.7V
$V_{out}^b$	0.6V to 1.1V
Efficiency <sup>c</sup>	90%
PMIC power density <sup>d</sup>	30W/mm <sup>2</sup>
Interposer power density <sup>e</sup>	4W/mm <sup>2</sup>
$V_{out,ripple}$ (steady state)	10mV
$V_{out,droop}$ (transient) <sup>f</sup>	10mV

<sup>a</sup> Nominal output voltage is  $V_{out,nom}=850\text{mV}$ . Nominal  $V_{in}$  is twice  $V_{out,nom}$ .

<sup>b</sup> Variable output voltage to support DVFS


<sup>c</sup> Maximum efficiency to be optimized for full load assuming high CPU utilization application

<sup>d</sup> Corresponding to <1% CPU area


<sup>e</sup> CPU power density is assumed to be 2W/mm<sup>2</sup>. Allowing 50% interposer area to passives gives 4W/mm<sup>2</sup> interposer power density.

<sup>f</sup> Transient load conditions are 50% -> 100%  $I_{out,max}$  load step in 5ns

## Buck converter




## Optimization procedure




## Without inductor losses

Fixed inductor  $Q$ , variable  $W$  and  $f_{sw}$




## Adaptive deadtime




## With inductor losses

Fixed inductor  $Q$ , variable  $W$  and  $f_{sw}$




# TSV inductor structures and modeling


## Toroidal inductor structure




## Helical inductor structure



## Toroidal with core material



## Helical with core material



## Modeling results - inductance

Comparison of analytical model and FEA simulation at 50 MHz  
(2  $\mu\text{m}$  thick flat core)

Turn number	TOROIDAL INDUCTOR		Magnetic flat core	
	Air core	Maxwell	Calculation	Maxwell
12	6.571	6.607	26.249	26.095
8	3.707	3.787	14.289	14.27

Turn number	HELICAL INDUCTOR		Magnetic flat core	
	Air core	Maxwell	Calculation	Maxwell
12	9.167	9.078	25.674	26.58
10	7.508	7.509	20.175	20.831
8	5.886	5.901	14.943	15.318
6	4.294	4.324	10.067	10.255

## Modeling results – resistance

Comparison of analytical model and FEA simulation  
TSV diameter: 75  $\mu\text{m}$  (half filled vias)

TSV spacing: 50  $\mu\text{m}$

TSV depth: 200  $\mu\text{m}$

Cu thickness: 3  $\mu\text{m}$



Turn number	TOROIDAL INDUCTOR		HELICAL INDUCTOR	
	$R_{dc}$	Calculation	$R_{dc}$	Calculation
12	381	385	817	805
12 (10um Cu)	133	138	695	693
8	226	218	573	572
8 (10um Cu)	80	84	451	452

Optimized inductance density for 1  $\text{mm}^2$  > 30 nH/mm<sup>2</sup>  
L/DCR > 0.8 nH/mΩ


# Deep trench capacitors

## Deep trench capacitors


- Capacitor density up to  $500\text{nF/mm}^2$
- Low leakage current  $< 1\text{nA}/\mu\text{F}$ , FIT  $\ll 1$
- Excellent temperature and voltage linearity
- Low ESR & low ESL




## 3D Capacitors + TSV




## Z vs Freq



## S21 vs Freq



## Ceq vs Freq



## Leq vs Freq

